Index of /cspp_v_4_0_test/ancillary/2023_10_28_301
Name
Last modified
Size
Description
Parent Directory
-
TLE-AUX_j01_20231027070845Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5
2023-10-28 01:52
9.7K
TLE-AUX_j01_20231027070845Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5.sha1
2023-10-28 01:52
127
TLE-AUX_j02_20231027051032Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5
2023-10-28 02:52
9.7K
TLE-AUX_j02_20231027051032Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5.sha1
2023-10-28 02:52
127
TLE-AUX_npp_20231027050833Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5
2023-10-28 00:56
9.7K
TLE-AUX_npp_20231027050833Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5.sha1
2023-10-28 00:56
127
VIIRS-RSBAUTOCAL-HISTORY-AUX_j01_20231028010717Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5
2023-10-28 05:12
688K
VIIRS-RSBAUTOCAL-HISTORY-AUX_j01_20231028010717Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5.sha1
2023-10-28 05:12
148
VIIRS-RSBAUTOCAL-HISTORY-AUX_j02_20231028013001Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5
2023-10-28 05:13
712K
VIIRS-RSBAUTOCAL-HISTORY-AUX_j02_20231028013001Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5.sha1
2023-10-28 05:13
148
VIIRS-RSBAUTOCAL-HISTORY-AUX_npp_20231028024554Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5
2023-10-28 06:16
816K
VIIRS-RSBAUTOCAL-HISTORY-AUX_npp_20231028024554Z_20231028000000Z_ee00000000000000Z_-_oebc_ops_all-_ops.h5.sha1
2023-10-28 06:16
148